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1.0	 SUMMARY AND CONCLUSIONS
A bit synchronizer proposed by P. H. Conway of Hughes Aircraft
is analyzed in a noise-free environment. This task is accomplished by
considering the basic operation of the loop via timing diagrams and by
linearizing the bit synchronizer as an equivalent, continuous, phased-
lock loop (PLC.).
It was determined that the basic approach was a good design
f	 which, with proper implementation of the accumulator, up/down counter
and logic should proV I)Je accurate mid-bit sampling with symmetric bits.
However, when bit asymmetry occurs, the bit synchronizer can
lock up with a large timing error, yet be quasi-stable (timing will not
change unless the clock and bit sequence drift). This will result in
incorrectly detecting some bits. The apriori probability of falling into
this quasi-stable region is equal to the asymmetry (defined in Section 6.0)
expressed as a fraction. This assumes a uniform distribution over T sec.
Thus, except for the case of no asymmetry, there is always some possi-
bility of remaining in lock but incorrectly detecting some bits.
As a final comment, if the timing difference between the bit'
stream and the clock can be held to less than i I-ASY T sec (T is the
r
	
	 undistorted bit duration), the bit synchronizer loop will never get into
the third zone, where bit errors are made but the loop holds lock.
2.0	 INTRODUCTION AND DESCRIPTION OF THE NEW BIT SYNCHRONIZER
The purpose of this report is to discuss one "fix" to the oper-
ation of a Shuttle Ku-band bit synchronizer which utilizes both clock
and data inputs. The present bit synchronizer has a jitter problem and,
consequently, occasionally will sample the same bit twice and skip the
following bit.
An alternative bit synchronizer suggested by P. H. Conway of
Hughes Aircraft [1] is shown in Figure 1. The loop is composed of a
Motorola h ,. -frequency phase-frequency detector (^-DET) [2-4] which is
capable of detecting both phase and frequency errors and is used to
track the clock, and a bit transition detector which attempts to track
the transitions of the data bits.
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The Q clock signal shown in Figure l is compared with the
received clock (clock in) which, by virtue of the phase/frequency detector,
produces a signal which has a do component proportional to the frequency
error (if there is one). Then, when in frequency lock, it produces a
signal which has a do component proportional to the phase error between
the input clock and the VCO output.
Now, if the digital-to-analog converter (DAC) output was not
hooked up to the loop filter, the bit synchronizer would track the
,received clock with negigible phase error. However, since the received
clock and data are at the same frequency but are not phase coherent, it
is necessary to bump the clock phase so that data samples are taken at
mid-bit. The function of the RAC is to provide samples of the data at
the mid-bit point. The VCO clock runs at twice the rate of the received
clock and is divided down to the clock rate by the D flip-flop following
the VCO. Actually, this flip-flop provides both an I and a Q clock which
are phased one-half a bit apart, as shown in the lower left corner of
Fi gure 1.
The Land Q clocks are used to sample the data one-half of
a bit apart, when synchronized. This sampling is effected by the two D
flip-flops following the divide by 2 flip-flop. By using the "exclusive-
OR" of two successive data samples, a transition detector is created,
thereby producing a binary one with a transition and a binary zero when
there is no transition. This control enables or disables the up/down
counter to count either up or down. By comparing the I and Q data sam-
ples (I n and Qn in Figure l), an estimate of the error inthe actual
transition sample (Q n ) and the data transition location is obtained.
It is to be noted that the exclusive-OR output yields only the algebraic
sign of the error, not the magnitude. This error, assuming a data tran-
sition, will be accumulated in the up/down (U/D) counter until it either
underflows or overflows. The accumulator actually has two functions.
The first is to reduce the speed to the DAC; the second is to control
the quantization of the loop phase error- control. The second up/down
counter feeds into a DAC which converts the accumulated count into an
analog voltage, which drives the .bit synchronizer loop filter. In effect,
the up/down counter acts upon the bit timing error signal the same way
V, ^W_	 --- 	 I
4
4
an integrator would. This integration is precisely what is needed to
force the mid-bit data sampler into the mid-bit positionl This fact
will be made clearer in Section 5.0.
In conclusion, the bit synchronizer shown in Figure 1 is
designed to track the clock and sample the data sequence at the maid-bit
point. We now consider the phase/frequency detector and the bit detector
in more detail in the following sections.
3.0	 DESCRIPTION OF THE MOTOROLA PHASE/FREQUENCY DETECTOR
Both the MC4344/MC4044 [3] and MC12040 [4] Motorola phase/
frequency detectors can be used in a broad range of phased-lock loop
applications. Both sets of detectors are functionally equivalent, how-
ever, the MC12040 is capable of operating at higher clock speeds.
Because of the functional equivalence, we shall confine our discussion
to the MC4344/MC4044 unit.
The Motorola MC4344/MC4044 phase/frequency detector is com-
posed of a phase/frequency detector, a quadrature phase detector, a
charge pump and an amplifier. It is the function of the charge pump to
convert the pulses oG, low- of the phase/frequency detector to a DC value'
which is essentially proportional to either the phase or frequency error.
In Figure 2, the phase/frequency flow table for the phase/
frequency detector is given, along with the charge pump/amplifier fre-
quency control.
In order to understand the usage of Figure 2, we shall consider
an example. Assume that the received clock (R input to the ¢-frequency
detector) lags the local reference (V input to the ^-frequency detector)
by one-twelfth of a square wave clock cycle, as shown in Case I of Fig-
ure 3. Starting at state 8 in Figure 3 which corresponds to the R,V
pair being in state 1,0, we go to Figure 2a and note that state (8) (with
the parentheses) produces an output U1 = 1 and Dl = I. Now, in the time
interval denoted by (7), we note that R,V = 1,1. Moving horizontally in
the same row to the left, one column (under R-V = 1,1), we find a seven.
Therefore, we look vertically in the column for (7) which we find one row
higher, with a corresponding output of U1 = 1 and Dl = 1. The next
input is R= 0, V= 1. Moving horizontally in the fifth row, we find a 2.
Moving vertically to the second row, we find the (2), which has a
s	 a
5
R	 Phase	 U1
Frequency
Detector
V o-	 #1	 D1
R-V R-V R-V R-V
U1 D10-0 0-1 1 -1 1-0
(1) 2 3 (4) 0 1
5 (2) (3) 8 0 1
(5) 6 7 8 1 1
9 (6) 7 12 1 1
5 2 (7) 12 1 1
1 2 7 (8) 1 1
(9) ' (10) 11 12 1 0
5 6 (11) (12) 1 0
(a) Phase Frequency Detector Flow Table
U1	 1
-.- lower f v
D1 0
Ul	 0
raise fv
D1	 1
Ul	 1
-. don't change,fv
D1	 1
I	 1
Figure 2.. Phase/Frequency Detector Flow Table
and the Charge Pump-Amplifier Frequency Control
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Figure 3, Performance of the Phase/Frequency Detector for Various Phase Errors
r,
M
7corresponding output of Ul= 0, D1 . 1. Hence, at this point, the U1 output
drops to zero while the V1 remains at one, as shown in Figure 3 Con-
tinuing in this manner, we find that the phase/frequency detector goes
through the states (5), (8), (7), (2), (5), (3), etc., generating the
waveforms Ul and Dl shown in Case I, Figure 3. Now, by considering Fig-
ure 2b, we see that, when U1,D1 = 0,1 the DC voltage out of the charge
pump/amplifier is increased and, when Ul,D1 = 1,1, the QC voltage does
not change. As a consequence, the DC voltage applied to the loop filter-
, amplifier 'Increases to the VCO input, causing the local reference to
catch up to the received clock.
By viewing Figure 3 cases II and III, it is seen that a large
timing or phase error produces a larger DC voltage out of the charge
pump. By virtue of the way the charge pump works, the error control
signal, when properly smoothed, is proportional to the timing error over
the region iT, where I is the clock or bit period. In viewing the error
to be phase rather than timing, we find the error signal to be linear
over *2fr.
In case IV of Figure 3, the situation when the timing error is
13	 1increased to	 T (or - T2-
 
T) is shown. Even though the error is equiva-
lent to case I of figure 3, the error signal derived from the flow table
of Figure 2 yields a different error control voltage. The reason for
this difference is obvious when one considers the S-curve of Figure 4.
Because of the memory in the phase/frequency detector, there
are two error control signals for each error position, or phase error, ^.
The arrows in Figure 4 indicate how the the loop behaves as the phase
increases, first to 2w and then to 41r on a different branch, then returns
to zero on the new branch. The original stable point was O rad on the
first*tranch but, the second branch is stable at 2fr rad (T sec).
The above discussions were concerned with phase or timing
errors. We now consider frequency errors. Using the flow table of
Figure 2a, we can establish that, when f R/fV = 10 or when fV/fR	101
error control amplitude is monotonically increasing with increasing fre-
quency error (it is not linear). The results are plotted in Figure 5
for the case of 10:1 frequency error and Figure 6 for 3:1 errors.
800-.
ro
u
Lr
u
cu
4'')
cli
cm
^111u
c
a)
cr
Qj
Ci
cU
s.
rn
*	 I
!I
i,
^,	 aJ
r-,	 rP., V)
O?
cu
>) in
4J 0(a
t1t to
CD 0 4•}
4—
H
H
w
r
O O
	 O r Q O
a	 t
^	 IN
I	 IM
-,	
I	 I
1
,y
.s
7
..r
w
W
S.
O
tiJ
U
41
5-
ta.
dl
cn
rss
ro
w
..
Q
U
CU
N
chiL
aJ
Cr
v
LL
a
fC3
Cl.
LO
co rlr„
U.
J
J
i
I
J
r—^ r--
	 C
9
01
cn
rt3
cr
4?.
a
LU
e
a^
c7,
a
t
r"
Rs
s.
c
4J
u
cu
a
cm
u
v
cr
ti
cu0
r^
lD
cU
CTr
U..
^	 J J
0
r+
0
LO
ch
N
M
u
r—
M co
ii L^n
►^ v
4-
M
r
N
a
it
4	 1
10
11
4.0	 DECRIPTION OF THE DATA DETECTOR
As was mentioned previously, the phase/frequency detector
provides an error signal to track the clock while the data detector pro-
vides a perturbation error signal to force the data sampling to be mid-
bit. The divide-by-two D flip-flop of Figure 1 produces both the I and
Q samples which are one-half a bit apart in time when the loop is in
frequency lock. The in-phase samples are delayed one bit in the second
D flip-flop, labeled "delay" in Figure 1. Using an exclusive-Olt gate,
-the present data bit is modulo-two added with the previous data bit.
When the past and present data bits are of the same algebraic sign,
obviously no transition could have occurred; hence, sampling the tran-
sition point could yield no useful timing information so that the accum-
ulator is not enabled. On the other hand, when a transition occurs, the
previous and past data bits do not agree and useful information can be
obtained from a transition sample. The exclusive-OR gate enables the
accumulator only when a transition occurs.
Data bit timing error information is obtained by comparing the
present I and Q samples via an exclusive-OR gate. As shown in Figure 7,
when the clock timing samples are either late or early, the modulo-two
sum of I n and Q  is either 0 or 1, respectively. Therefore, 1, 0  Qn,
where 0 denotes modulo-two addition, determines in which direction the
loop timing should be adjusted in order that the Q samples lie very near
the transition of the bits. Therefore, the I samples will be in the mid-
point of the data bits, which is the result desired to avoid missing bit
samples.
By using an accumulator with overflow, an up/down counter can
be used to reduce the speed of the up/down counter driving the DAC, Fur-
thermore, the accumulator sets the quantization error in the bit time
tracking accuracy. The DAC converts the up/down counter output to an
analog voltage which, in turn, adds with the phase/frequency detector
to produce the loop filter input signal.
When the bit synchronizer is not frequency 'locked, it produces
no useful information. Although it is not necessary, inhibiting the bit
detector DAC output during acquisition would improve acquisition time.
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5.0	 LINEARIZED ANALOG EQUIVALENT LOOP ANALYSIS
In this suction, we model the loop of Figure 1 in a simplified,
linearized, loop structure shown in Figure 8. First we replace the
phase/frequency detector with a phase detector (multiplier). Next, we
replace the data detector with a phase detector (mu l ti plier). Finally,
the accumulator and tap/down counter are replaced with an integrator since,
in effect, that is the function they perform.
In order to utilize this model, the clock and the data must be
-replaced with sinusoidal signals, as shown in Figure 8. We have assumed
that the phase of the data is arbitrary with respect to the clock which
is indicated by the phase angle *.
The phase error is defined to be the error between the data
clock and the VCO reference, r(t). thus,
^(t)	 = tt }	 0(t)	 (1)
We shall now show that, for any value of *, o(t) + 0 as t -
	
Note
that ^(t) is proportional to e 4 (t). Now,
e l (t)	 CLK(t)•r(t) = FA sin(wO t+B) FB sin(wot +e) (2)
or
el (t) = AB sin 0-8)	 (3)
where we have neglected the 2w 0 term which will be filtered out by the
loop filter and VCO. Now,
K
e2 (t) = AB sin(04) + S e4 (t)	 (4)
where
f'Co5 e4 (t) =
	 e4(u) du	 (5)
with S being the Heaviside operator. We use the Heaviside operator . nota-
tion in what follows. Now we have
14
CLK(t;
Data
Clock
CL.K(t) = F A sin(wot + e)
r(t) = vr2 B cos(wCt + b^
DCLK(t) = F A sin(wCt + 0.+
Figure 8. Simplified, Linearized Model of the Bit Synchronizer
9a
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e4(t) = r(t)•DCLK(t)	 Y'2B cos(wOt+6) Yr2-A sin(wot+B+^)
or
e4(t) = AB sin (e+^-e) = AB sink
If we linearize (3) and (7), we obtain
e l (t) = AB(e,°U^)
e4 (t) = AB(4-6^+^) = e l (t) + ABV
Now we can elso linearize (4) to yield
K
e2 (t)	 AB(o-6) + S AB¢
The phase estimate out of the VCO, e(t), in Heaviside operator notation
is given by
= F(S) 5V e2 = f(S) cV AB(A-6) + S ABA	 (11)
where F(S) is the loop filter represented as a function of the LaPlace,
variable S. Now, 6 also satisfies, from (1),
6 = e+
	
(12)
so that
Q + ,y -	 = F(S) SV AB(6 -^) + SF ABA	 , .. (13)
Since e is unimportant in our analysis, we can let it be zero, producing
from (13)
(6)
(7)
(8)
(9)
(10)
s
(14)
ABK F(S)
1 + , S T(S)
^(S)	
BK
v 	+
F(S) ABK
v F
K F(S)
+1
$	 S2 ti
16
where Y(S) is the La place transform of ^(t), i.e.,
T(S)	 =	 y (^M (i5)
and O(S) is the La place transform
0(S)	
_ . (( (01 (16)
In order to evaluate how well the loop samples the midpoint of
the bit, we must consider the phase error, $(t), as time increases with-
out bound.	 Letting the T(S) be modeled as a phase step in time so that
T( S )	 =	 S^ (17)
where ^0 is a uniform random variable tak ling on values in the range	 (-7r,
Tr) and usi ng the final	 value theorem of LaPI ace transforms, we have
lim ¢(t)	 =	 lim [SO(S)] (18)
t->-	 S_*O
Hence, using
	 (17) and	 (18) produces
r	 ABK VF(S) 1
l	 *	 S	 J	 'Olim	 lim
t4-	 S+O ABKVF S	
ABK^KF F S
(19)
..,,
S	
S2
Assuming a second-order loop requires that the loop filter be of the form
1	
i• 
z2S
F(S)	 _
Tl S
(20)
so that (19) can be evaluated as
f	 1
^ 1
,, _ _
s17
lim,. 0(t) = 0 ,	 IKF I > 0	 (21)
	
t`y^^	 d
which means that, in our simplified and unquantized model, the data sam-
ples are always taken midbit, as desired, irrespective of the phase rela-
tionship between the clock and the data. It should be noted that, if o
were not zero, the result of (21) would still hold. It is interesting to
consider the tracking error, 0(t), when the feedback integrator is
removed, corresponding to K F
 = 0. In this case, we find that
2	 (1+T2 S)
1im 0(t) = ling 
*0 IS + ABK	
Tl
AB	 ^O	 (22)
t^	 S-}O	 Ti (1+ x, 25) + S21
Therefore, without the integrator (or accumulator up/down counter), the'
bit synchronizer is incapable of controlling the location of the data bit
samples. This fact satifies one's intuition,
We now establish that, while e2 (t)->O as t-^-, neither e5 (t) nor
e l (t) approach zero as t-*-. Front Figure 8, it is obvious that
E5(t)
	 SF e4(t) = SF AB(6+-^)	 (23)
Also, the oscillator output phase estimate is given by [using ( 11) and
(23)]
	
e	 F(S) S' {AB(64) + e5
	(24)
Rearranging, we obtain
	
ABK F(S)	 K	 K
e +	 S	 a = AB	 S F(S)e + S F(S) e 5
	(25)
i
L
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Solving (25) for e, we obtain
h r 
AS^KV 
H(s) p(S) + V F(S) e5(S)
p	 -	 .^........» (26)
AC^KVF(S)
1 + -- 
S
Rearranging (23) produces
f
e5	
SA KF (©(S) +'Y(S))	 A SKF 6	 (27)
Using (27) in (26) produces, after some algebra, the result (again let-
ting p = 0)
ABK,
`Y(S)
e5(s)	
K	 F	 s2	
(2$).
+ AB F K^ s()/
I +ABKVF S /S
Again using the final value theorem, we obtain
lim e5 (t) = l im Ce 5 (S^	 (29)
t-^w
	S+O
so that, assuming ^(t) is a step in phase of ^ O rad, we have, using (28)
and the fact that T(S) = 'O/S, that
lim e 5 (t) = AB*O	 (30)
t+-
	
.
It can be shown that (30) also holds for a first-order loop (where F(S)=1)
and it also holds for a step in phase of e.
Now consider the steady-state value of e l (t). We use linear-
ized equations in the following. From (8), we have
e l	 AB(6-e)	 (31)
19
and from (10) we have
K
e2	 AR(0 -6) + S e4
Also from (9), we have
c4 = el + ABA,
Now, since
(32)
(33)
= KS F(S) e2 = F(S) S el * SF e4
we can use (33) in (34) to yield
K
A ' F(S) S el * S (E1 *ABV))
From (3)), we have
A
	 e - AB
Now equating (36) and (35) produces (letting e = 0)
ABKVKF
C l (S)	
K F(S)	 K KV	 + V F + 1
S	 S2	 AB
Again assuming a step in the phase term ^(t) yields
(34)
(35)
(36)
r ,	 (37)
t
L
20
ABKVKF ^'O
el (S)	 ..... SZ	 S	 (38)
	
V F ( S )	 KVKF	 l
S	 S	 AB
using
lim el (t) = lim Se(S)	 (39)
t-w	 S40
produces
lim el (t) = -AB^ O 	(40)
t-^-
From (30) and (40) and Figure 8, we deduce that e2(t)+O.
Therefore, when tracking, the bit synchronizer operates in such a man-
ner that e2 (t)	 O and e l (t)	 -e,(t). Without the feedback, of course,
the loop would drive e l (t)	 O.
6.0	 THE EFFECTS OF ASYMMETRY ON BIT DETECTION
In this section, we address the problem of bit asymmetry on
both synchronization and bit demodulation. Bit asymmetry percentage is
defined by
ASY = I
Tl + T^f) x 100%	 (41)
1	 0
where T i is the bit duration of a "o gle" when preceded and followed by a
zero, and TO is the bit duration of a "zero" when preceded and followed
by a one. It is predicted that the total asymmetry due to rise time and
transmitted asymmetry will be -in the region of 25-35% when the bit rate
,
is at 50 Mbps.
In Figures 9a-r.., the case of 25% asymmetry is shown for an
alternating one/zero sequence, running at 50 Mbps, with three distinct
timing error regions. Since T l = 15 ns and TO = 25 ns, we see that, in
21
F- ow W
C) F--
F- a
N O
C=l 1-- N F-
O O ^ a
i
0
r`
L-n	
w
ca
ca
Q
ti
.h
1 l
O
s^
w
a ^
}
.c c
u Ln
ro CQ
c>; C7 cu
^
v
ro
o
•• ^
oU U .O
C O CTC ra
pl CU G C71 ^ ^ ^
L L' J y-
: .0 4J + -)
_.4..1 O rye : r f
U+rO+fU S- 4 C
•S- N O p N
U m > R7 C do
L ^ !-
^/ LO toN
•r O ^
N
S-
s
h V / 1=
ci
r +r C .J a U
s. Cv 4-) V) $- aCY CU U 'v +r 0. a1 N
^w b ((o 'Z CU
cu
1-t
r '
CT
O
TJ
b S- Ln O
U II II II II +E 4J S-
to ¢ Z CU ti
~
S.
¢ 4-) 0 0.r-
co
U
^O 0)
F-1
N
^
O
J
O
u CT
Z
O
+r
U-
U
LC
H
LC
a
d
M
ICZ
O'
CV
H
c
H
C
C7'
rH
r
Cr
C
H
CU
C>
aj
U
4
cr
4-) C:^ 4)	 Uu S.
'=
.j — 4-	 4-)
u
a) C:^
(A L)
0 u cu
S.. = 0
5- 0	 4rio
UJ
V) V)
U
U
4-)
CU u a	 r
CL
N =
.0
ro (Tj z
> 4-)
C, (u
LO
U II II	 II Ii
4-J
or-
co
4-)
CU
4J
4J
Ln
LA
4-)
u
Lo	 W
4-)
a)
*0
O
LO
>)
+) N
Lo ro
',V
>1
+1	
a
S,=o
(U
P
V)
S 0
4-)	 C71
12
.r-
Ul	 4-)
in
4-1
'r-
N
c"
V
cu
D*
CU
4-^
co
=	 0.
4-) O
N
a)
Z:
C)
1-4
CD
$
Ul)
N
U-
({+
C7
lC
ar
u
CY
s.
:c
ct
9:4
22
NQ°
kc
H
tC
s
I.0
u'
C`
^r
a
cr;M
cr,
c
r
r-
cx
C
23
• Z;
1 1--
0I
Vi a) C
a) rr^
CD
O N
O VI C
a. r
U q1 ,p r
C +1
v
cr
a cn In
,., 4
4
v rr-C a) 1+1
v w
1
^. w
Ol .8c v^ f°
.^ 4= c. = uo sv. u LO (1) a)ti c
r-' I w'
^H1
ar N- v o c u c
cm u
'°a
rtt
o ^ ^
....
,(As. s- '^ toq 3 O S- O W
O 4j "C7 b .0
r-- t[3 41 4-)
C71 f71
v
4J > ^r
r-
=
' C .) b
a1E
^ u a w
4J s2 cr, to o
N c S. .a .0 a E to+4 (
^A
> 4-) a)
ro L' 'r0- Ln CA 41
u u 1i 11 u E s. O
d
a
+a 4-
2:
m
N
r-^
^ C = ++4J aa)
,r.ca
V Lam. C
O GJl
Cp
H V CA
C LL.H
,C.rH
F	 1
1
-:.	 1,	 -.
24
fact, A5Y n26%. For the vertical lines, the Q i ,i i pairs determine which
way to adjust the phase of the VCO according to I n + Qn - O+ ADVANCE
( INCREASE VCO VOLTAGE) and I n + Qn x 1+ RETARD ( DECREASE VCO VOLTAGE) when
In + In-l: 1, and no bit timing change when In+ 
In1 
: 0. For example, in
Figure 9a, region I errors are illustrated. For this 'timing relation-
ship, the input to -the accumulator up/down counter would be the sequence
advance (A), retard (R), advance (A), etc. or, equivalently, ones and
minus ones to the accumulator which would not change the sample points
relative to the bit stream. In Figure 9b, the error is *5 ns, which pro-
duces a sequence of advances. In this region	 ns), the loop
would pull in to the *2,5 ns region and correctly decode the data bits.
When a shift of 8 ns (7.5-10 ns) is considered in Figure 9c, we find
that there would be a sequence of A's and R's which would not reduce the
error but would cause bit errors to be made in the bit sampling process.
For the case of alternating one/zero shown, the detected bits are all
zeros, resulting in errors on every other bit, By carefully considering
Figures 9a-c, it can be concluded that, with 25% asymmetry, the follow-
ing is true (timing error is defined as timing difference between sam-
pling at the center of the bits and the actual sampling point);
1. With timing errors up to X2.5 ns, no timing change is
effected by the loop and no bit errors are made.
2. With timing errors between *2.5 ns and tt7.5 ns, loop
error control will reduce timing error and no bit errors will occur,
3. With timing errors between i?.5 ns and a.10 ns, the loop
will not adjust the timing, but bit errors will occur.
The case of 35% bit asymmetry is illustrated in Figure 10 for
an alternating one-zero sequence. After careful study, we conclude that
the following is true;
1.	 With timing errors up to t3.5 ns, no timing change is
effected by t ►,,e loop and no bit errors are made.
With timing errors between 0,5 As and ::6.5 ns, loop error
control will reduce the timing error and no bit errors will occur.
3.	 With timing errors between 16.5 ns and *10 ns, the loop
will not adjust timing $ however, bit error s will occur,
Y.
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Sequences other than the one-zero alternating sequence were
considered and the result was basically the same for any level of asym-
metry.
In conclusion, we see that three "zones" or timing error regions
will apply. The first region is a dead zone in the sense that the no-
error control signal is generated in the accumulator because the error
signals alternate back and forth in algebraic sign. This region extends
in magritude from zero timing error to ASY-T seconds, where T is the
, undistorted bit symbol duration. The bits are correctly detected in
this region.
The second region extends fr,am AS2 .r seconds to ^ 2SYIT sec-
onds. In this region, the loop provides an error control signal from
the bit timing error detector which reduces the error to the outer edge
of zone 1. The bits are correctly detected in this 
reASY
gio .
(]T-In the third zone,. the error ranges from
	 2 
	 seconds to
T/2 seconds. This region causes the bit timing error detector to pro-
duce a sequence of alternating ones and minus ones which will therefore
not exceed the accumulator threshold and, consequently, not update the
loop (i.e., a quasistable lock point). Bit errors will occur in this
region. When the one-zero sequence is considered, only zeros or all
ones will be detected depending on whether the one bits or the zero
bits are of greater duration due to asymmetry. For arbitrary sequences
of ones and zeros, errors will occur although not at a . 50% rate.
As a final comment, if we assume that the a priori probability
of the initial timing just after acquistion is uniformly distributed,
the probability of locking in tine third region, where bit errors occur,
is given by
T	 1 - ASY) T
P	 = 2 FL	 T 2 = ASY2	 ,
and therefore, only with zero asymmetry does this problem disappear. If
the timing error between clock and bit stream could be held to be less
(1-ASY1
than 
``
^-JT seconds in magnitude.,. it is possi ,b1e to avoid the
troublesome third region.
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